- primary instruction pipeline
- 主指令流水线
English-Chinese computer dictionary (英汉计算机词汇大词典). 2013.
primary instruction pipeline
Look at other dictionaries:
MIPS architecture — MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a RISC microprocessor architecture developed by MIPS Technologies. As of|1999|alt=By the late 1990s it was estimated that one in three RISC chips produced were … Wikipedia
Transputer — A transputer was a pioneering concurrent computing microprocessor design of the 1980s from INMOS, a British semiconductor company based in Bristol. [ Allen Kent, James G. Williams (eds.) (1998) Encyclopedia of Computer Science and Technology ,… … Wikipedia
Pentium 4 — Produced From 2000 to 2008 Common manufacturer(s) Intel Max. CPU clock rate 1.3 GHz to 3.8 … Wikipedia
Motorola 68000 family — Motorola 68000 Designer Motorola Bits 16/32 bit Introduced 1979 Design CISC Endianness Big Registers General p … Wikipedia
P5 (microarchitecture) — The Intel P5 Pentium family Produced From 1993 to 1999 Common manufacturer(s) Intel Max. CPU clock rate 60 MH … Wikipedia
CDC 7600 — The CDC 7600 was the Seymour Cray designed successor to the CDC 6600, extending Control Data s dominance of the supercomputer field into the 1970s. The 7600 had a 27.5 ns clock cycle and a 65 Kword primary memory using core and variable size… … Wikipedia
Austria: history — Prehistory and Antiquity The terrain covered by modern Austria has had some form of human habitation since the Early Stone Age. The first evidence for humans into the alpine valleys comes from around 150,000 years BCE. During the Early… … Historical dictionary of Austria
Amiga — This article is about the family of home computers. For other uses, see Amiga (disambiguation). The former Amiga logo, as used by Commodore Amiga Inc … Wikipedia
CPU cache — Cache memory redirects here. For the general use, see cache. A CPU cache is a cache used by the central processing unit of a computer to reduce the average time to access memory. The cache is a smaller, faster memory which stores copies of the… … Wikipedia
Parallel computing — Programming paradigms Agent oriented Automata based Component based Flow based Pipelined Concatenative Concurrent computing … Wikipedia
United States Naval Aviator — Naval Aviator Insignia A United States Naval Aviator is a qualified pilot in the United States Navy, Marine Corps or Coast Guard. Contents 1 Naming … Wikipedia
